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1.INTRODUCTION
Interest in the use of gallium arsenide (GaAs) metal
semiconductor field effect transistors (MESFETs) for integrated
circuits (ICs) is based on several potential advantages this
technology offers over silicon technologies.Among these are higher
low-field electron mobility and peak velocity (high speed), greater
radiation hardness (military and space applications), a direct band-
gap (photonic applications), and the availabilityof semi-insulating
substrates (good isolation and low interconnect and junction
capacitances).Thus far, GaAs technology has been used successfully
in the implementation of monolithic microwave integrated circuit
(MMIC) applications, is showing increased strength in the area of
high-speed digital applications, and only marginal success in the
area of analog IC's and mixed-mode digital-analog circuitswhich
require a high degree of precision (8 or more bits).
While the success in the MMIC area has served to maintain a high
level of activity, it has not been sufficient to provide adequate
production volumes for most companies striving to survive
commercially.The growth in demand for high speed-digital circuits
of medium and large scale integration (MSI and LSI) has resulted in
higher volumes and greater opportunities for many companies to become
profitable.However, the inability to implement such ICs as2
operational amplifiers which settle to more than eight bits of
accuracy in less than a second [1], [2] has completely eliminated a
large area of commercial interest for instrument vendors.
Factors limiting the implementation of high-speed precision
analog/digital circuits in GaAs technology are invariably related to
a large assortment of GaAs device anomalies.These anomalies are
principally due to deviations of the semi-insulating substrates from
ideal behavior.Included in these anomalies are frequency-dependent
small-signal parameters [1], [3]-[7], pattern and frequency-dependent
propagation delays [8], drain current transients with long time
constants [9]-[14], large absolute and matching tolerances between
devices [15], [16], and sidegating or cross talk between devices
[12], [16]-[20].To reduce sidegating, large layout spacings have
been used [21], particularly for MESFETs biased at high power levels
as in many microwave applications.Another aid in reducing
sidegating is the use of an isolation implant [22] or co-implantation
of p-type dopants into the source-drain regions [23].A p* blocking
electrode [24], [25], and a Schottky shield [26] tied to the most
negative potential has been proposed as well for the reduction in
sidegating.For analog and digital circuits, frequency-dependent
small-signal parameters result in frequency-dependent gain [1], [27]
and modeling difficulties [1]-[3], [5], [27].Drain current
transients cause very long settling times in switches and amplifiers
[1], [28] and hysteresis in differential amplifiers and comparators
[2].Pattern and frequency-dependent propagation delays result in
timing nightmares in digital circuits [8].An understanding of the3
properties of the semi-insulating substrate is key to both
understanding the source of these anomalies and to devising
satisfactory solutions to these problems.
GaAs semi-insulating substrates used in industry are almost
exclusively grown by the liquid encapsulated Czochralski (LEC)
technique.Residual impurities in the melt which are incorporated
into the crystal as it is grown result in lightly doped p-type GaAs
unless steps are taken to compensate the net concentration of
acceptors [29], [30].The most common residual shallow acceptor is
carbon [31], [32]; however, trace amounts of other elemental donors
and acceptors are also present.Some of the more common residual
shallow impurities include the shallow donors Si, S, Se, and Te, and
the shallow acceptors Mg, Mn, and Fe [33].The net effective
concentration of acceptors Mod is on the order of 1015 cm-3, and is
determined by solving the charge balance equation in equilibrium;
Naeff=IiNai-IjNdi. (1.1)
The sum over irepresents all the residual shallow acceptors and the
sum over j accounts for all the residual shallow donors.In addition
boron and nitrogen incorporated into the melt from the boron nitride
crucible are present.However, their contribution to the
compensation of the GaAs substrates appears to be of little
consequence in currently available LEC semi-insulting material.
The most common method of compensating the residual shallow
acceptors, which also results in high resistivity material, is to
grow the crystals slightly arsenic-rich [30].Crystals grown under
these conditions contain a large concentration of native defects4
which are electrically active.The most abundant is the deep donor
EL2 which is associated with an arsenic atom sitting on a gallium
site in the crystal lattice [34].When the concentration of EL2 is
much greater than the concentration of residual acceptors, the
Fermi-level is pinned near the EL2 energy level [35].Since the
energy level of EL2 in GaAs is near the middle of the band gap, the
resistivity of the resulting material is high (p > 107 Q-cm).
Typical concentrations of EL2 are greater than 1016 cm-3 in GaAs
substrates [32], while the typical net concentration of shallow
acceptors is on the order of 1015 cm-3 [32], [36].Charge balance
requires that the concentration of ionized deep donors equal Naeff
[37].This means there are about 1015 cm-3 ionized EL2.Hence, the
majority of EL2 are filled and electrically neutral which implies
that in equilibrium the Fermi-level is slightly above the EL2 level.
Furthermore, since a relatively large percentage of the EL2 must
change their charge state (- 1015 cm-3) for any significant movement
of the Fermi-level, the Fermi-level is "pinned" near mid-gap.
From a device standpoint, there are two factors of importance to
consider here.The first is that the concentration of deep levels is
large with a significant fraction of them ionized.Consequently, the
Fermi level is near the energy level of the trap and any small
movement of the quasi-Fermi levels can result in a significant change
in the number of ionized EL2.The need to balance this charge,
coupled with the long emission time constants associated with mid-gap
traps, result in a transient time-dependent behavior which can take
seconds to relax to steady state.When this relaxation process5
occurs in the vicinity of an active device such as a MESFET, the
time-dependent behavior will be reflected in the operating
characteristics of the MESFET.
The second consideration is related to the transition region
from the active channel (formed by ion-implantation) to the semi-
insulating substrate.This transition region is not abrupt.It
typically extends about a micron into the substrate while the active
channel is on the order of 0.2 Am thick [38].Consequently the
channel-substrate potential barrier is effectively graded and
represents a region of varying conductivity.This facilitates the
ability of the electric fields generated by the drain voltage of a
MESFET, to wrap around the active channel and sweep charge down into
the substrate.The resulting increase in the quasi-Fermi level can
change the charge state of deep levels in steady state.This charge
flowing through the substrate under the influence of the drain
electric field is referred to as the sub-threshold current.The
presence of residual acceptors actually acts to decrease the
magnitude of the sub-threshold current by sharpening the electron
tail and sharpening the barrier [38].
The modification of a MESFET's operating characteristics by the
filling or emptying of traps in the vicinity of the MESFET can be
discussed qualitatively with the aid of Fig. 1.1.With no electric
field applied the to channel of the MESFET, electrons are
continuously escaping over the potential barrier to the substrate.
These electrons are continually trapped in ionized EL2 sites while
others are emitted from neutral EL2 sites.In steady-state the6
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Figure 1.1.Cross-sectional view of a conventional MESFET and the
"self-backgating" effect.
concentrations of both trapped and free electrons are adjusted so
that the average number of energetic electrons escaping over the
potential barrier is matched by the average number of electrons
emitted back into the channel.That is, the capture and emission
rates are equal along the channel-substrate interface.In steady-
state with a high electric field applied to the channel, both the
rate of injection of electrons over the barrier, and the rate of
emission of electrons back into the channel are increased, but must
still be equal.7
In a non-steady-state condition, as for example when the
electric field between the drain and source is suddenly increased,
more of the electrons in the channel gain enough kinetic energy tobe
scattered over the potential barriers.Because of the relatively
short capture time constant, these electrons are quickly trapped in
ionized EL2 sites.With the capture of these electrons the traps
become electrically neutral, making the substrate adjacent to the
channel more negatively charged due to the uncompensated residual
shallow acceptors.Charge balance is achieved by nearby implanted
shallow donors in the channel, with the accompanying increase of the
depletion width in the channel.As a result of this pinching off of
the channel, the drain current is decreased.This effect is commonly
referred to as "self-backgating" [37].Ultimately the problem lies
with the unconstrained potential of the semi-insulating substrate
which translates into an uncontrolled channel-substrate junction.
In this work a systematic investigation of the interaction
between the changing charge state of the deep-level defects and
operation of the active device is conducted.Evidence is presented
which supports the contention that an uncontrolled channel-substrate
interface is responsible for the anomalies examined here.The use of
p-type regions has been reported to help eliminate some of the MESFET
anomalies.A systematic examination and comparison of the effect of
various p-type layers is conducted and their relative impact on
anomalous behavior is reported.It is demonstrated that the only
technique which reliably eliminates these anomalous characteristics8
is control of the channel-substrate junction by the introduction of a
p-well which can be connected to a known potential.
Chapter 2 details the experimental procedure and design used to
study the characteristics of the anomalous behavior in MESFETs.The
mask set and the various doping profiles used to fabricate the
devices are described.
Chapter 3 examines the nature of the drain current transients.
In addition to the traditional examination of the transient response
to a voltage step on the drain from a high to a low voltage, the
response to a voltage step from a low to a high voltage is examined.
The two responses are quite different and their behavior is shown to
be consistent with modulation of the channel-substrate junction space
charge regions due to filling and emptying of traps in the substrate.
The transient behavior is analyzed using a simple square law
relationship for the drain current and shown to agree with
experimental data.The effect of p-layers and the p-well are
examined and and the relative impact on the transient response of the
drain current is discussed.
Chapter 4 extends the results of the time-dependent behavior of
the drain current to the frequency-dependent behavior of the output
conductance.The expression derived for the drain current transients
in chapter 3 is used to derive an expression for the frequency-
dependent output conductance expression.This expression is shown to
be in close agreement with experimental results.The effect of p-
layers and the p-well are examined and and the relative impact on the
output conductance is discussed.9
Chapter 5 examines sidegating in GaAs MESFETs.A review of the
effect in conventional devices is presented and the effect of p-
layers is examined in detail.
No report of a new technology in GaAs would be complete without
an examination of reporting on its RF performance.Chapter 6 reports
on the RF performance of the p-well MESFET for different p-well
implant doses.An equivalent circuit model is implemented using
TOUCHSTONE® (a commercially available software package from EESOF for
RF modeling and measurements) and the FET parameters extracted. It
is shown that the n-channel p-well MESFET implant parameters can be
optimized to give RF performance which is comparable to MESFETs
fabricated by a conventional technology, while maintaining the
improved immunity to the low-frequency anomalies.
Chapter 7 examines some of the limitations and trade-offs which
arise in the device behavior due to the p-well structure and the p-
type implants.Some of the issues addressed are pertinent to layout
while others address design concerns.
These results are summarized in Chapter 8 and an attempt is made
to place these findings in perspective.Several recommendations for
future work are made.10
2.EXPERIMENTAL
The experimental procedure and design used to evaluate the p-
well MESFET technology are described in this chapter.Both the
conventional and p-well MESFET technologies are presented.The
implant matrix and the test structures on the mask set used for the
different wafers in this study are shown in detail.Each of the
measurement facilities and techniques used for the investigation of
the drain current transient response, the small-signal equivalent-
circuit output conductance(gds), sidegating, and the RF
characteristics are described.
2.1Conventional Technology
A cross-sectional view of a conventional MESFET is shown in Fig.
2.1.Processing of the conventional MESFETs was provided by TriQuint
Semiconductor, Inc. and reflects much of their common processing
methodologies. The n-type channel region and the n' source and drain
contacts are formed by ion-implantation of Si29" into the semi-
insulating GaAs substrate.The implanted donors are activated with
an 800 °C furnace anneal for 30 minutes.A gate recess is etched to
set the desired saturation current (Id) and pinch-off voltage (Vp).
The one micron gate is non-self-aligned within the three micron
channel length.The drain and source contacts are made using
Au/Ge/Ni ohmic metal, while Ti/Pd/Au metalization was used for the
gates.L
Figure 2.1
GaAs MESFET.
SEMIINSULATING GaAs SUBSTRATE
1
Cross-sectional view of a conventional ion-implanted
11
2.2P-Well Technology
A cross-sectional view of the p-well MESFET is shown in Fig.
2.2.Processing of the p-well MESFETs was also provided by TriQuint
Semiconductor, and thus the process technology is essentially the
same as the conventional MESFET with additional p-type implants(Be')
and a p-type ohmic contact.The additional p-type implants are
composed of a bottom p-layer forming the p-well which completely
surrounds the active channel region and the n' source and drain
contact regions ,a surface p-type implant, and a p' well contact
implant provided by Tektronix solid-state research labs.The gate is
non-self-aligned with a gate recess to remove the surface p-type
layer under the gate and to adjust Vp and IdssThe well is contactedWell Source Drain
12
N Burled
Channel
LEC SI GaAs Substrate
PSurface
Implant
Figure 2.2
MESFET.
Cross-sectional view of the n-channel p-well GaAs
using a Au/Mn p-ohmic metal on the p' implant.In normal operation,
the p-well (back-gate) terminal is connected to the source to
guarantee that no pn junction ever becomes forward biased.By virtue
of the well contact, the n-channel is isolated from the substrateby
a reverse-biased pn junction, and isthus immune to perturbations in
the charge distribution in the substrate and between devices due to
electron capture and emission by defects.
For purposes of comparison MESFETs were also fabricated with out
a p' contact to the p-type well.These structures are also examined
and will be referred to as buried-channel MESFETs.13
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Table 2.1Implant parameters for the experimental wafers.
Peak
P-Type
Conc.
1016
Channel Si'29 Surface Beg' Backside Be9+
Dose
1013
Energy
(KeV)
Dose
1012--2- CM
Energy
(KeV)
Dose
1012
Energy
(KeV)
CM3- CM CRIB
0.0
2.0
4.0
8.0
16.0
1.20
1.05
1.10
1.20
1.40
135
165
175
185
200
5.65
5.45
5.45
5.45
20
20
20
20
1.30
2.25
4.25
8.50
125
140
150
15514
2.2.1Doping Profiles of the P-Well MESFETs
The dependence of the MESFET characteristics on the p-well
doping level was evaluated from wafers fabricated with peak p-type
dopings of 2.0, 4.0, 8.0, and 16.0 x 1016 cm -3 behind the channel.
Conventional control wafers with no p-type implants were also
fabricated simultaneously.The theoretical doping profiles of the
p-well MESFETs are illustrated in Fig. 2.3.These profiles were
generated using TriQuint Semiconductor proprietary software which is
used for process development and has been optimized for TriQuint's
processing capabilities.To maintain constant Vp and Idss values, the
surface p- and channel n-type implants were both adjusted so that the
effective doping concentration in the channel regions are
approximately equal for all samples.The implant doses and energies
for the different wafers are given in Table 2.1.These doping
profiles resulted in depletion-mode MESFETs with Vp = -1.5 V and
Idss 25200 mA/mm for all wafers.
2.2.2P-Well Test Mask Set
A special mask set provided by Tektronix was developed to
evaluate the dependence of the MESFET parameters on the presence of
the various p-layers and the effect of tying the p-well to a known
potential.The mask set is shown in Fig. 2.4 and consists of a large
array of n-channel transistors, a few complementary transistors
including vertical and lateral pnp bipolar transistors and p-channel
MESFETs, special sidegating test cells, analog circuit building
blocks, and analog circuits.Only the devices used in this study
will be described in detail.For general DC characterization, drain15
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Figure 2.4Layout of the mask set developed for the study of the
p-well MESFET technology.P; PLAYERS PULLED OUT 1
Z; PLAYERS PULLED OUT 0 p.m
PLAYERS PULLED IN 1m
P-WELL
nCHANNEL
M
nIMPLANTS
16
Figure 2.5 An example of the different p-well implant masks used
to study the effect of the gate contacting the p-well.
current transient and output conductance measurements, the block of
devices labeled A (Fig. 2.4) was used.Within this array are
transistors with no p implants, top or bottom implants only, both top
and bottom implants, and combinations of the above with and without a
p-well contact.Because the gates are Schottky diodes, when the gate
reverse biases the n-channel, it forward biases thep-well.In
general, this is an undesirable effect which leads to high gate
leakage currents and parasitic gating of the channel from the17
Table 2.2MESFET structure identification for block A of
Fig. 2.4.
Label;X X XX XX
IL BM,BZ,BP1
TM,TZ,TP1
P,N2
Q,H,1,2,43
1. B and T correspond to the backside and surface p-type
implants respectively.M, Z, and P correspond to the
layout of the p-layers in the region of the gate metal
outside the channel as illustrated in Fig. 2.5.These
labels are not present if the corresponding p-type implant
is not present.
2. P signifies a contact to the p-well and N signifies no
contact.
3.These characters represent the gate length in microns; Q
and H are quarter and half respectively.
backside.So in addition to the above combination of devices,
devices with the p-well implants outside the channel in the gate
region, coincident with the gate region, and pulled inside the
channel in the gate region were laid out as illustrated in Fig. 2.5.
The available MESFETs are summarized in Table 2.2.
The sidegate test structures are gathered together in the block
of devices labeled B (Fig. 2.4).There are 15 different sidegate
test cells on the mask.The layout of the sidegate cell is shown in
Fig. 2.6.The test MESFET has a one micron gate length and a fifty
micron gate width.The individual cells allow testing of sidegate
sensitivity to electrodes on the source and drain sides of the
transistor as well as the edge of the channel.The different cellsBGS5
BG5
18
S; SOURCE
G; GATE
D; DRAIN
BG10; SIDEGATE 1
BG5;SIDEGATE 2
BGS5; SIDEGATE 3
Figure 2.6 Layout of the sidegating test cell showing the three
different sidegate electrodes available.
Table 2.3Sidegate cell identification for the cells in
block B of Fig. 2.4.
Label;1B XTB XTB
Labels for the sidegate electrode.
Labels for the MESFET.
1B1 micron gate length MESFET for sidegating measurements.
X X can be N for no contact or P for contact to the p-well
connected to the source.
TBT and B are the labels for the surface and the backside p-
type implants respectively.These labels are only present
if the implant is present.19
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Figure 2.7 Schematic diagram of the measurement system used to
observe the drain current transients.
allowed testing the impact of p-type implants and contacts to the p-
well which is illustrated and described in section 2.5.The cells
were laid out so that the n' sidegate electrode to n' source/drain
spacing would be constant for BG10 and BG5 and the n" sidegate
electrode to n-channel spacing for BGS5.The different cells are
summarized in Table 2.3.
The group of MESFETs in block C are for the RF characterization.
Included in this array are MESFETs with different source-to-gate and
drain-to-gate spacings as well as quarter, half, and one micron gate
length devices.Only two of these was examined in this study: the
p-well device and the MESFET with no p-implants on the control wafer,
both with one micron gate lengths and one micron source-to-gate and20
drain-to-gate spacings.The placement of the p+ well contact is
different for these structures than the placement shown in Fig. 2.2.
Since the interdigitated gate prevented the placement of the I)*
contact adjacent and parallel to the source contact it was placed at
the ends of the source n+ contacts.
2.3Drain Current Transient Measurements
A convenient means of detecting, comparing, and analyzing trap-
related effects is to examine the drain current transient responses
of conventional and p-well MESFETs when square wave voltages are
applied to their drains.The experimental setup used to study drain
current transients is shown in Fig. 2.7.The drain of the MESFET is
terminated with a 50 ohm resistor to provide impedance matching with
the pulse generator.The pulse generator was set to a 50 percent
duty cycle to provide a square wave input and deliver independently
adjustable high and low voltages.The total drain current was
extracted from the voltage across a sense resistor(Rsense)on the
source side of the transistor.The resistor value used in this study
was 50 ohms, which when taken in parallel with the 50 ohm termination
of the oscilloscope sampling head provided a 25 ohm sense resistor.
The transient waveform was digitized by the oscilloscope and acquired
by a controller over the IEEE-488 interface bus.
With a resistor on the source side of the transistor it is
difficult to maintain a constant VGS while the drain current is
changing.To avoid this problem the gate biasing network was
assembled.A dual tracking power supply was used to provide a
voltage to a 10:1 resistive divider.The 8 a inductors were21
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Figure 2.8 Illustration of the probe card used for the drain
current transient measurements of GaAs MESFETs.
provided to isolate the power supply from the fast rising and falling
edges of the pulse generator.The capacitor between the gate and
source of the MESFET is a speed up capacitor which was also needed
for the falling and rising edges of the pulse generator waveforms.
The complete bias network was assembled on a 1 inch square piece of
circuit board and mounted on top of the gate probe to minimize stray
lead inductance.The probe card assembly is shown schematically in
Fig. 2.8.This probe and biasing configuration allowed 10 nSec rise
and fall times with no ringing in the test circuit.22
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Figure 2.9 Schematic diagram of the measurement system for
characterization of the frequency dependent gds.
2.4Frequency-Dependent Output Conductance Measurements
The small-signal output conductance is defined as;
ids
gds =
Vds VGS=constant
(2.1)
where ids is the small-signal drain-to-source current and vds is the
small-signal drain-to-source voltage.The method by which gds is
extracted in this study is illustrated in Fig. 2.9.A function
generator is used to supply the small-signal voltage (vdd) to the
drain of the MESFET, while the DC offset of the function generator
was used to supply the the DC drain voltage.The small-signal23
drain-to-source current is extracted from the small-signal voltage
acrossRsenseon the drain side of the MESFET.This small-signal
voltage is measured using a lockin amplifier which was triggered by
the function generator.The constant VGs was supplied by a DC power
supply.vdd was adjusted until vds=50 mVpd was measured by the lockin
amplifier for all frequencies.The data was acquired over the
IEEE-488 interface bus by the controller for several different
frequencies and stored on disk.
2.5Sidegating Measurements
Sidegating is the decrease in the drain-to-source current of a
MESFET due to a voltage applied to a nearby electrode.The nearby
electrode can be an n+ contact to an implanted resistor, source/drain
contact of a MESFET, or a piece of interconnect metal which is in
contact with bare semi-insulating GaAs.A cross-sectional view of
the conventional MESFET sidegate test structure is shown in Fig.
2.10.It consists of an n +- contact region in semi-insulating GaAs
separated from the source of the transistor by a distance of 10
microns.The two quantities which will be examined most closely are
the sidegate current (IsG) and the percent decrease in Ids.All the
measurements are done with the MESFET reverse biased so that with
zero sidegate voltage applied, Ids was 3.0 milliamps.For the p-well
MESFET the sidegate electrode should simulate the source or drain of
another MESFET which is in a p-well.The cross sectional view of the
p-well MESFET sidegate structure is shown in Fig. 2.11.The other
structures listed in Table 2.3 can be obtained by simply removing the
respective implants from Fig. 2.11.SIDEGATE SOURCE DRAIN
SEMIINSULATING GaAs SUBSTRATE
Figure 2.10 Cross-sectional view of the sidegate test structure
implemented in the conventional technology.
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Figure 2.11 Cross-sectional view of the sidegate structure
implemented in the p-well technology.25
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Schematic representation of the sidegating measurement
Sidegating was measured using the experimental setup shown in
Fig. 2.12.A probe station was used for doing the measurements on
wafer.An HP4145B Semiconductor Parameter Analyzer was used to
supply the bias voltages and to monitor the currents.The sidegate
voltage was stepped to the most negative voltage and swept to zero
volts at the slowest sweep rate to minimize the effects of
hysteresis.The voltage step size was kept very small so that the
sweep would be very slow.All measurements were done in a closed box
and the influence of illumination was provided with the microscope
light which was focused through the microscope lens onto the sample.
The highest intensity available on the lamp was used.26
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Figure 2.13 Schematic representation of the measurement
configuration used for the RF characterization of the p-well
technology.
2.6RF Characterization
RF evaluation was done using the test setup shown schematically
in Fig. 2.13.The S-parameters of the test samples were measured on
wafer using an HP8510B network analyzer between 100 MHz and 26.1 GHz
and coplanar waveguide probes from Cascade Microtech.DC biases were
supplied through bias tees in the network analyzer.The samples were
1 Am by 300 Am interdigitated gate MESFETs.The S-parameters were
then transferred to a personal computer for analysis.A physically
based small-signal equivalent-circuit model was implemented using
TOUCHSTONE®.The equivalent-circuit parameter values were obtained
by an iterative process in TOUCHSTONE®.The iteration process
adjusted the element values until the calculated values for the S-
parameters of the equivalent-circuit were in good agreement with the
measured S-parameter values.27
3.DRAIN CURRENT TRANSIENTS
The influence of deep level traps on the transient behavior of
the drain current of GaAs MESFETs fabricated on semi-insulating
substrates are examined in this chapter.The drain current
transients are shown to arise from both the capture and emission of
electrons by traps in the substrate near the channel.The transient
behavior is described analytically using a square law model for the
drain current which includes terms accounting for the modulation of
the channel thickness due to changes in the width of the channel-
substrate junction depletion region.
The drain current transient characteristics suggest that control
of the floating channel-substrate junction is key to eliminating or
reducing this anomalous behavior.The use of p-type implants to
confine the channel-substrate junction is examined as a potential
technique for accomplishing these goals.The use of a p-well
technology is shown to eliminate the drain current transients with
long time constants.
3.1Introduction
Understanding the dynamics of charge capture, as well as
emission of charge by deep levels is crucial to understanding the
transient behavior of GaAs MESFETs.Since n-channel MESFETs are a
majority carrier device and the substrate is dominated by the large
concentration of EL2, this discussion will be confined to electron
traps.For an electron trap the emission and capture time constants
are given by [34], [35],Te
e(EcET) / kT
28
(emission) (3.1)
<v>n Nc ae
1
Tc (capture) (3.2)
<v>n n ac
where, Ec ETis the trap energy below the conduction band minimum, k
is Boltzman's constant, T is the absolute temperature, <v>n is the
electron thermal velocity, Nc is the conduction band density of
states, n is the electron concentration, and ae,c is the cross section
for emission and capture, respectfully.The emission process depends
on the material properties <v>n and Nc and the trap properties
(Ec ET) and ae.Therefore, at a given temperature the emission time
constant will be constant for a particular defect.For emission of
an electron from EL2 at room temperature the time constant is
approximately 17 mSec.The capture process is considerably
different.It depends on the material properties through <v>n and n,
and the defect properties through ac.The dependence of the capture
time constant on n can result in behavior which is difficult to
predict and model since capture can occur in regions of varying
electron concentration.
It is instructive to examine how the drain current responds to
the capture and emission of electrons by traps in different regions
of the MESFET.The MESFET can be divided into three different
regions illustrated in Fig. 3.1: the gate-channel depletion region
(I), the surface-channel depletion region outside the gate region
(II), and the channel-substrate transition region (III).The
transient behavior can be described in general terms by careful29
SOURCE DRAIN
Figure 3.1 Cross-sectional view of the various depletion regions
which can contribute to drain current transients.
consideration of the response of these three regions and the
subsequent impact on the drain current after an abrupt change in the
drain voltage.A step in Vds from an initial low voltage to a high
voltage causes the gate depletion region to extend towards the drain.
Subsequently, the subthreshold current flowing through the channel
substrate transition region increases and extends further into the
substrate in response to the electric field.As traps in region I
emit their electrons due to the expansion of the depletion region,
causing the depletion region to contract, the drain current30
increases.The associated time constant is a direct reflection of
the emission time constant of the trap in the gate depletion region.
The transient response of the drain current due to modulation of
the surface space charge region by variations in the potential along
the surface has been examined in the past [14].It has been
suggested that a finite surface conductivity can lead to time
dependent behavior in GaAs MESFETs [6].The step from a low to high
voltage on the drain of the MESFET results in surface leakage
currents which can fill some of the surface states with negative
charge, causing the surface depletion region to expand and Ids to
decrease.As long as the surface conductivity is relatively
constant, the time-dependent behavior will be a reflection of the
distribution in capture cross sections present in the surface states.
For the drain pulse this is dominated by the surface between the gate
and the drain where the largest potential difference exists.
In region III the electric field causes an increased rate of
charge injection into the substrate region, extending the region
through which conduction occurs.This is represented by an increase
in the electron concentration deep into the substrate.Capture
occurs in regions where there are ionized defects and an excess of
electrons beyond the steady-state concentration prior to the drain
voltage step.The excess electron concentration is a smoothly
varying function of depth into the semiconductor.Therefore the
capture time also varies as a function of position.Neutralization
of EL2 results in shallow acceptors which are now uncompensated.To
achieve steady-state operation, this negative charge associated with31
N.eff must be balanced.This is achieved by expansion of the
channel-substrate depletion region on the channel side of the
junction.The electrons which have been swept out of the depletion
region leave behind the ionized shallow donors to balance the
increase in uncompensated shallow acceptors.The drain current
responds by initially increasing to a high value and then decreasing
as the channel is pinched off due to the expansion of the channel-
substrate depletion region.The rate at which the depletion region
expands is dependent on the rate of capture, and capture is dependent
on the local concentration of electrons which is position dependent.
Therefore, instead of a single discrete time constant, the time
constant effectively changes with time as the ionized EL2 become
neutral in regions of decreasing electron concentration.
A step from a high to a low voltage on the drain results in
considerably different behavior for all three regions.In region I
the gate to drain depletion region collapses and the ionized EL2
captures electrons.Since the electron concentration is so high in
the channel (z1017 cm-3), the capture time constant is much too fast
(z10-12 sec) to observe.In region II the emission of charge from the
surface states results in the depletion region relaxing, causing Ids
to decay upward after the initial decrease.The decay is most likely
to be a collection of time constants due to the distribution in
energies of the surface states.In region III the transient response
is dominated by the emission of charge from EL2.After the initial
decrease in Ids due the abrupt change in Vds,Ids increases as the32
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Figure 3.2 Input drain voltage waveform and corresponding drain
current transient responses due to the three different regions of
Fig. 3.1.
electrons are emitted.The decay is therefore dominated by the time
constant of EL2.
The transient responses of the three regions are summarized
schematically in Fig. 3.2.The response of region Iis distinctly
different from that of regions II and III which at least
qualitatively appear to be similar.Differences are expected though
based on the relative contributions each is expected to make for
current transients resulting from abrupt changes in the drain
voltage.When the drain is pulsed to a high voltage, region II
contributes to the transient response primarily by increasing Rd, the33
CONVENTIONAL MESFET TRANSIENTS
TIME (50 mSec/DIV)
Figure 3.3 Measured drain current transient response of the
conventional GaAs MESFET.A voltage square wave between 5.0 V and
1.0 V was applied to the drain.VGS = 0.0 V.
parasitic drain-to-gate resistance.Region III contributes to the
transient response by increasing Rds, the drain-to-source channel
resistance.Since in saturation Rd, > Rd, trapping in region III is
expected to contribute much more significantly than trapping in
region II.Also there exists the potential for a much broader spread
in capture time constants in region III than in region II.The large
distribution in the electron concentration fromapproximately 108
cm-3 in the substrate, to 1017 cm-3 in the channel of region III
corresponds to approximately nine orders of magnitude variation in
the capture time constant (10-3 to 10-12 seconds).34
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Figure 3.4 Measured drain current transient response of the
conventional GaAs MESFET.A voltage square wave between 5.0 V and
1.0 V was applied to the drain.VGS = 0.0 V.
3.2Measurement of Conventional MESFETs
The transient response of the drain current to a square wave
voltage input on the drain terminal with a period of 500 mSec is
shown in Fig. 3.3.For a voltage step from an initial high value to
a final low value, the drain current decreases to an initial low
value and decays slowly upward to its steady-state value.This
transient response will be referred to as current undershoot.The
time required to reach steady-state is on the order of 200 mSec.Q
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Figure 3.5 Measured drain current transient overshoot for an
abrupt change in the drain voltage from 0.0 V to 5.0 V for a
conventional GaAs MESFET.Each curve represents a different time
scale ranging from 10 mSec/Div to 10 nSec/Div.VGs = 0.0 V.
However, the drain current response for a low to high voltage step
does not display a transient on this time scale.When the time scale
is expanded, as shown in Fig. 3.4 a transient is observed for this
drain voltage transition.As the time scale is expanded further the
transient becomes more dramatic as shown in Fig. 3.5.The drain9.8 mA
cn
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CONVENTIONAL MESFET
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. , . .
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Figure 3.6 Measured drain current transient response of the
conventional GaAs MESFET.A voltage square wave between 5.0 V and
1.0 V was applied to the drain for three different pulse periods.
VGS 0.0 V.
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current increases to an initial high value and decays downward to its
steady-state value.This transient response will be referred to as
current overshoot. The considerable change inIdson each scale
indicates there are multiple time constants in the relaxation to
steady-state.
Another feature of the current transients is the dependence of
the decay on the period of the applied square wave as illustrated in
Fig. 3.6.As the period of the applied signal decreases, the time37
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Figure 3.7 Measured drain current transient undershoot for an
abrupt change in the drain voltage from 5.0 V to 1.5 V for a
conventional GaAs MESFET.Each curve represents a different time
scale ranging from 10 mSec/Div to 10 ilSec/Div.VGS = 0.0 V.
constant and the magnitude of the transient overshoot change.This
behavior arises because of the long time constant associated with
emission.If the drain voltage switches low and traps do not have
time to emit any electrons before the drain voltage swings high
again, the fixed charge distribution will not have changed.
Therefore, the initial current level will be the same as the final
current level of the previous pulse.This behavior contributes to
the frequency- and pattern-dependent propagation delays and result in
considerable modeling difficulties.
The drain current transients for the current undershoot are also
shown on an expanded time scale in Fig. 3.7.Most of the change
takes place on the two longest time scales which is more indicative
of a single time constant.The changes occurring for much shorterE
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Figure 3.8 Magnitude of the drain current transient overshoot for
an abrupt increase in VdS from 0.0 V to AVd$.VGs = 0.0 V.
times may be the result of another defect level or may be thermal
effects.
Comparing the current transient behavior observed for these
MESFETs with the discussion accompanying Figs. 3.1 and 3.2, it
appears that trapping in region III is dominating the drain current
transient behavior.This is not surprising since the channel
substrate junction is floating, and is thus susceptible to modulation
by charge accumulation in the substrate.The lack of any transient
corresponding to region I might be surprising due to the large
concentration of EL2 known to exist in semi-insulating GaAs.
However, there is considerable evidence showing that EL2 is
annihilated in the presence of high electron concentrations during39
thermal annealing [41], [42].These conditions are present in the
n-channel regions during the implant activation anneal of an ion
implanted process.Another result which supports this conclusion is
shown in Fig. 3.8.This figure shows the magnitude of the current
overshoot for a drain voltage step from zero volts to a high voltage.
As the high value of VdS is increased, AIds increases.However, no
current overshoot could be detected for drain voltage steps below 0.6
volts.In this range of voltage steps the MESFET remains in the
linear region of operation and the electric fields are insufficient
to sweep carriers over the channel-substrate barrier and into the
substrate.Since transients corresponding to region I of Fig. 3.2
could not be detected, these results are direct evidence that EL2 can
be annihilated by common processing steps such as the thermal anneals
used for activating ion-implanted dopant atoms.
3.3Analysis
The channel substrate interaction can be modeled as a modulation
of the active layer thickness by changes in the depletion layer
thickness of the channel-substrate junction [12].This interaction
arises due to the capture and emission of electrons by EL2 and other
electrically active defects in the substrate.For the active layer
thickness and pinch-off voltage of the devices used in this study, a
square law model of Ids is appropriate for analytical purposes.Thesquare law model most commonly used is the Curtice equation [43]
given by,
Ids = B(Vgs VT)2(1 + AVds)tanh(aVds),
40
(3.3)
where, VT is the threshold voltage, A is an empirical parameter
related to the drain conductance, and B can be approximated as
ides/2Kg.In this expression for B, A is the mobility, Z is the gate
width, es is the dielectric constant, W is the active layer
thickness, and Lg is the gate length.We also have that,
VT = Vbi Vpo, (3.4)
where Vbi is the built-in potential of the Schottky barrier and Vpo is
the pinch-off voltage which is given by,
qNdW2
VP0
2Es
In this analysis Nd is the doping in the active layer which is
assumed to be constant.B can now be rewritten as;
AZWqNd
B -
(3.5)
(3.6)
4L9VP0
and Ids can be rewritten as;
AZWqNd
Ids (Vgs Vbi + VP0)2(1 + AVds)tanh(aVds). (3.7)
4LgVpo
While the assumption that Nd is constant is in reality an over
simplification, it can serve to ease the analysis considerably.
Eventually the transient from of Ids will be expressed in terms of
measurable parameters such as B and VP0 which depend on Nd, thereby
removing the explicit dependence on Nd.41
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Figure 3.9 Charge distribution along a path from the gate into
the substrate of a conventional MESFET.The shaded regions signify
the depletion regions which change due to the balancing of charge.
The modulation ofIdsby changes in the channel-substrate
transition region can be incorporated in Eqn. (3.7) by examining the
charge density in Fig. 3.9.The figure represents the charge
distribution along the X-X' path of the cross-sectional view of the
MESFET in Fig. 3.10.In the neutral substrate, the acceptors are
compensated by the ionized deep donors, i.e. Naeff = N. The shaded
region represents the area where the above equation for compensation
is changing i.e. Ncid+ <---> Ndd° by capturing or emitting electrons
depending on how the drain voltage has changed.Using charge balance
and the notation in Fig. 3.9,
Nd(W Wh) = Na(Wsub AWsub). (3.8)42
x
x
Figure 3.10 Cross-sectional view of a conventional MESFET showing
the path used in Fig. 3.9.
The amount of change that occurs due to a change in Vds is given by,
NdAW = NaAWsub (3.9)
where,
AW = WI Wh. (3.10)
If we let,
ANdd41° = NaAWsub (3.11)
be the total number of EL2 per cm2 which emit or capture electrons(i.e. change charge state) then, AW can be expressed as,
ANold+10
AW = .
Nd
In Eqn. (3.12) ANdcr° is time dependent and is given by,
ANdd+/°(t) = ANdd+/°(03)(1 etire) (emission)
ANdd+1°(t) =ANddllo (co) e-t/Tc (capture)
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(3.12)
(3.13a)
(3.13b)
where the emission and capture time constants are given by Eqns.
(3.1) and (3.2).The square law model for the drain current is an
approximation which assumes that current saturation is due to pinch
off of the channel.The expression for ANdd+/°(t) in Eqn. (3.11) is
consistent with this approximation where X-X' of Fig. 3.10 passes
through the point of pinch off in the channel.It is a measure of
the sheet concentration of deep donors which change their charge
state along a plane extending along AWsub of Fig. 3.9.
Expressing the effects of capture and emission by traps in terms
of their concentration is not particularly useful for modeling
purposes since these quantities are rarely known with any accuracy.
Furthermore, when the traps are native defects such as EL2, there
always exists the possibility that their concentrations can change
during processing [42].A more tractable parameter is the channel
thickness which is easier to extract from a simple electrical
measurement of a MESFET.The change in the channel thickness can now
be rewritten as a single expression for both capture and emission ofcarriers,
Wc,e(t) =Wh,L± AWettrc,e
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(3.14)
The c, h, and + are for emission, and e, 1, andare for capture.
These terms are included in the Curtice equation (3.7) by replacing W
with W(t).Therefore, Ids and Vpo become,
K1
Ids(t) = Wc e(t)[Vg +Vp0(t)]2
Vpo(t)
where,
and
AZqNd
xi (1 + AVds)tanh(aVds),
4Lg
Vg = Vgs Vbi,
Vpo(t) = K2 Wc,e(t)2,
qNd
K2 =
2es
Expanding Eqn. (3.14) gives,
KiWc,e(t)
Ids(t) - [Vg2 + 2VgVpo(t) + Vp0(t)2]
VpoM
Replacing V,(t) by Eqn. (3.18) gives,
2
I
Ni V
g
Ids(t) = + 2Vgx214c,e(t) + 22Wo,o(t)3 . (3.21)
K2 t'ic,e(t)
Inserting Wc,o(t) of Eqn. (3.14) and separating terms gives an
equation forIdsof the following form;
Ids(t) = Ids(m) ± AIds(t). (3.22)
(3.15)
(3.16)
(3.17)
(3.18)
(3.19)
(3.20)The components of Ids(t) are given by,
NiWn,L
Ids(w) [Vg + Voh,L]2,
V
Aids(t) = ic,f-F
where,
V =
(11 1,1 4-Awe-tt rc,e
poh,L "11,1."
± AWetircie (2Vg + 3V poh,l)
)Vg2 Wh,LAWe" t/Tc,e
1,
+ 3K2wh,LAw2e-2ttrp,e ± K2Aw3e-3t/rp,e
ciNdwh,i2
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(3.23)
(3.24)
(3.25)
2es
For the depletion mode devices examined in this report Wh,L AW.
Therefore, the last two terms of Eqn. (3.25) which are higher order
in AW can be ignored.Furthermore, the first term can be
approximated as,
V92 Wh,LAWCtirc,e
V
h,l
t
Wh,L ± AWE'tiTc,e VP°v
2
h,l tPrc'e.
(3.26)
AIds(t) now becomes;
AIds(t) = AIds(0)e-tmc,e , (3.27)
KiAW
AIds(0) = ± (3Vpoh,L2 + 2VtVpoh,i Vg2). (3.28)
V
Finally, the transient form ofIdscan be expressed as,
Ids(t) = Ids(w) ± Aids(0)Cmc,e (3.29)
The expression in (3.29) is especially convenient for the
characterization of drain current transients because it is expressed
directly in terms of measurable parameters.For a substrate heavily23
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Figure 3.11 Analytical results of drain current transient
undershoot for the conventional MESFET results of Fig. 3.7.
dominated by EL2, the characterization of the emission process is
easily accomplished by measuring AIds(0) and Ids(w).The time
constant and emission cross section of EL2 are well known and are
easily to verified by measuring the transient at different
temperatures.The capture process however, presents some
difficulties in that the capture time depends on the concentration of
excess electrons in the vicinity of ionized EL2.
3.4Comparison of Analysis and Measurement
The analytical expressions for the drain current can be compared
with the experimental results of section 3.2.The most straight
forward comparison of the analysis and experiment is a comparison of
equation (3.29) to the transient data of Fig. 3.7.This comparison
is shown in Fig 3.11.After adjustment of Te of EL2 for self-heating
in the MESFET [5], the Ids curves compare nicely to the curves of Fig.
3.7.47
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Figure 3.12 Time dependence of the log of the magnitude of current
overshoot normalized to t=0 for the measured current overshoot
waveforms of Fig. 3.5.
As mentioned earlier, characterizationof current overshoot is
complicated by the absence of a distinct time constant.Eqn. (3.29)
is an equation characteristic of exponential processes. The time
constant can be extracted by manipulation of this equation to give;
t ti
Tc 9
In
rlds(t1
AIds(ti)
whereTcis just the slope of the line generated from plotting the
denominator of the above equation versus time; ti is some initial
time, and t is some time later.A plot of the denominator in Eqn.
(3.30) versus time is shown in Fig. 3.12 for the transient overshoot
results of Fig. 3.5.For an exponential process with a single time
(3.30)48
constant the curve should be a straight line when the horizontal axis
is linear.However to fully examine the trends, the horizontal axis
had to be logarithmic. These results demonstrate the absence of a
simple exponential process.
Clearly, if current overshoot and decay are the result of
electron capture in the substrate, a single distinct time constant
would not be expected.When the drain voltage is stepped from a low
voltage to a high voltage, the electron tail in the channel-substrate
junction shifts into the the substrate.This shift is in response to
the changing electric field generated by the drain voltage.The
constant potential lines wrap around the gate depletion region and
the channel-substrate interface, pulling charge into the substrate
along the electric field lines.In general, carrier concentrations
in junctions decay exponentially.Likewise this new electron tail
will decay exponentially into the substrate.Therefore, it is
reasonable to expect the time constant to show a strong dependence on
time in response to the exponential dependence of the electron
concentration on position.Closer investigation of the time
dependence of Tc can be accomplished by rewriting Eqn. (3.30) as the
simple finite difference equation given below;
Tci
ti_1 ti+1
rds(ti+1)]
AIds(ti.1)
This formulation of Tc relates the capture time to the changes in Ids
created by capture of electrons in specific regions of the electron
(3.31)100
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Figure 3.13 Time dependence of the capture time constant for the
transient current overshoot of Fig. 3.5.
tail as the MESFET reaches steady-state.The results are shown in
Fig. 3.13 with a least squares fit to the data.The dotted line
which has been fit to the data results in the following equation;
r(t) = 1.21t°893. (3.32)
This equation provides a good fit over a range of six orders of
magnitude in time.The six orders of magnitude change in the time
constant correspond to a six order change in magnitude in electron
concentration which is easilyachieved in the channel-substrate
transition region.This equation can be used in Eqn. (3.29) to model
the decay of the drain current in response to a drain voltage step
from low to high.However, for this to be successful, the prefactor50
to the exponential (AIds(0)) must be modified to represent the amount
of change occurring while this time constant is valid.
3.5Transient Measurements of Buried-Channel and P-Well MESFETs
The use of p-type implants to control the drain current
transients have met with mixed results [9], [44], [45].Much of the
difficulty interpreting previously reported results has been due to
the lack of direct comparison with control samples.Based on the
transient results of the conventional devices, it is reasonable to
postulate that control of the channel-substrate junction should
result in improvements in the transient response of the MESFET.One
possibility is to leave the p-type region floating as is typically
done and hope that the increased barrier height and abruptness of the
junction will significantly lower the rate of charge injection into
the substrate and subsequent capture and emission [45].Another
possibility is to enclose the MESFET in a p-type well and confine the
potential of the channel-substrate junction to a known voltage,
thereby isolating the channel of the MESFET from fluctuations in the
charge distribution in the substrate.
The drain current transient response of samples with four
different p-type implants behind the channel were examined and
compared.The transient response for a low to high voltage step is
shown in Fig. 3.14.Little improvement is seen in the samples with
the lower p-type doping (2.0 and 4.0 x 1016 crif3 peak p concentration)
behind the channel in comparison to the conventional device.The two
samples with the higher doping (8.0 and 16.0 x 1016 cm-3 peak p
concentration) behind the channel are significantly different.TheE
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Figure 3.14 Measured drain current transient overshoot response
for a 0.0 V to 5.0 V drain voltage step on buried-channel MESFETs for
1 mSec/Div, 10 ASec/div, and 100 nSec/Div scales.The peak p-type
doping behind the channel is a) 2.0 x 1016 cm-3, b) 4.0 x 1016 cm- 3, c)
8.0 x 1016 cm -3, and d) 16.0 x 1016 cm-3.52
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Figure3.15 Measured drain current transient undershoot response
for a5.0 Vto1.5 Vdrain voltage step on buried channel MESFETs for
1 mSec/Div and 10 ASec/div scales.The peak p-type doping behind the
channel is a)2.0 x 1016cm-3, b) 4.0 x1016cm-3, c) 8.0 x1016 cm-3,
and d) 16.0 x1016cm-3.53
time constant for the decay of the drain current increased
dramatically for the buried-channel MESFETs with higher doping.The
transient undershoot is shown in Fig. 3.15.As in the overshoot
case, the two samples with lower p-typedopings behind the channel
showed little change when compared to the conventional device.For
the two samples with higher doping behind the channel, the magnitude
of the transient increases.The time constant also changes for these
two samples, becoming faster as the doping is increased.
The drain current transients for the p-well MESFET with the same
doping levels behind the channel have also been investigated.The
results of the current overshoot are shown in Fig. 3.16.For the two
samples with the lower peak p-type doping levels behind the channel,
the results are similar to the buried channel structure.That is
they show little improvement or change when compared to the
conventional MESFET.The two samples with the higher peak p-type
doping behind the channel are dramatically different.While the
magnitude of the transients is slightly greater, the current has
essentially decayed to its DC value in under 100 nSec.The drain
current transient results for a high to low voltage step on the drain
are shown in Fig. 3.17.The samples with the lower p-type doping
levels showed little change in the response as opposed to the control
samples.However, the sample with the peak p doping behind the
channel of 8.0 x 1016 cm-3 showed no signs of any transient.a
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Figure 3.16 Measured drain current transient overshoot response
for a 0.0 V to 5.0 V drain voltage step on p-well MESFETs for 1
mSec/Div, 10 ASec/div, and 100 nSec/Div scales.The peak p-type
doping behind the channel is a) 2.0 x 1016 cm-3, b) 4.0 x 1016 cm-3, c)
8.0 x 1016 cm-3, and d) 16.0 x 1016 cm-3.55
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Figure 3.17 Measured drain current transient undershoot response
for a 5.0 V to 1.5 V drain voltage step on p-well MESFETs for 1
mSec/Div and 10 gSec/div scales.The peak p-type doping behind the
channel is a) 2.0 x 1016 cm-3, b) 4.0 x 1016 cm -5, c) 8.0 x 1016 cm-3,
and d) 16.0 x 1016 cm-3.56
3.6Summary
The behavior of the drain current transient response to an
abrupt change in the drain voltage of conventional MESFETs is strong
evidence that this anomalous behavior is the result of charge capture
and emission in the GaAs substrate.The ability to characterize this
behavior using a square-law relationship for the drain current can be
utilized in modeling these effects, although further parameterization
of the current overshoot behavior must be accomplished.The concept
of a floating channel-substrate junction modulating the MESFET
current in conventional technology has been demonstrated from these
results. The p-well MESFET was demonstrated to eliminate the drain
current transients with long time constants and offers hope of a
technology which is better suited for design of precision analog and
digital circuits in GaAs.Significant reduction in the settling time
of amplifiers and switches, reduction in hysteresis in differential
circuits and comparators and reduction in frequency and pattern
dependent propagation delay times are just some of the potential
benefits possible with these improved device results.57
4.FREQUENCY DEPENDENT OUTPUT CONDUCTANCE
The characteristics of the frequency dependent output
conductance are examined in this chapter.It is shown that gds(f) is
related to the emission time constant of electrons from deep levels
in the substrate near the channel.Using the expression for drain
current transients in chapter 3, an analytical expression for the
frequency dependent output conductance is derived.This analytical
expression is compared with experimentally obtained results and shown
to be in good agreement.The use of p-type implants to control the
frequency dependence of gds is also examined.The p-well MESFET is
shown to offer the greatest reduction in the frequency dependence of
gds at low frequencies.
4.1Introduction
The output conductance is the small-signal response of the drain
current to a small-signal voltage applied to the drain of a MESFET.
Ideally, gds is independent of frequency.However, in conventional
GaAs MESFET technology gds is frequency dependent.Studies of the
frequency dependence of gds have primarily focused on equivalent
circuit modeling of the effect [1], [3], [4], [24], and very little
on explaining its physical origins [46], [47]. The frequency
response of gds is characterized by a low value at low frequencies, a
high value at high frequencies, and a transition region which begins
at about 10 Hz at room temperature.Just as the transient results of
chapter 3 emphasized the deleterious role the floating channel-
substrate junction plays on the time dependent behavior of the58
MESFET, it is also linked to the frequency dependence of gds at low
frequencies.Conceptually the frequency dependent behavior of gds can
be understood by carefully considering the interaction of defects in
the substrate with the channel current when a small signal is applied
to the drain.
When the terminal voltages are applied to the transistor, it
will reach steady state operation within a few hundred milliseconds
as illustrated by the transient measurements of section 3.2.With
the subsequent application of a small-signal voltage to the drain at
a high frequency (f > 1/Te), the changes in Vds will occur too rapidly
for any significant capture or emission to take place as illustrated
by the results of Fig. 3.6.At a high frequency, the charge
associated with the deep donors is fixed and the small-signal current
is a reflection of this fixed charge distribution.At low
frequencies, the channel substrate depletion region will respond to
the slowly varying voltage on the drain.When the small-signal
swings high, the rate of injection into the substrate and subsequent
rate of capture in the substrate increases, resulting in a decrease
of the drain current due to the expanding channel-substrate depletion
region.When the small-signal voltage swings low the rate of
injection into the substrate and subsequent rate of capture decreases
and the current will increase due to the relatively higher rate of
emission, which decreases the degree to which the channel is pinched
off from the backside.That is, at low frequencies the traps can
follow the applied signal and the magnitude of the small-signal drain
current will be less than it is at high frequencies.Since gds isds
Vds
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Figure 4.1 High frequency and low frequency small-signal current
for a given applied small-signal vds.
defined as ids/vds with VGs constant, and the peak-to-peak value of ids
is smaller at low frequencies than at high frequencies we know that
gds at low frequencies is smaller than gds at high frequencies (Fig.
4.1).It should be emphasized that emission is the rate limiting
process.As observed from Fig. 3.5, most of the change in Ids occurs
in the first couple of hundred microseconds for a capture process.
Most of the change in Ids of Fig. 3.7. occurs between 100 microseconds
and 100 milliseconds for the emission process.Before charge can be
captured, there must be ionized deep levels to capture the charge.
If the charge has not had sufficient time to be thermally emitted,15
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Figure 4.2 Measured frequency dependence of the output
conductance for three different gate voltages.Vps = 2.0 V.
then no change in the charge distribution will occur before the
small-signal swings high again.
4.2Measurement of Conventional MESFETs
Typical output conductance measurements versus frequency are
shown in Fig. 4.2.At low frequencies gds is small, increasing
between 10 Hz and 100 Hz and leveling off.The rise at 10 kHz may be
due to another trap level or may be due to the thermal time constant
of the GaAs. In Fig. 4.3, gds is shown as a function of frequency
for different lips.As Vps increases, so does the magnitude of the
change in gds from low to high frequency.For small Vps, the change
in gds with frequency vanishes which supports the conclusions of the
drain current transient results shown in Fig 3.8 suggesting that61
2.5
2.0
0.5
100 10
1
10
2
10
3
Freq. (ME)
10
4
105
Figure 4.3 Measured frequency dependence of the output
conductance for different Vps.VGs = 0.0 V.
there is no EL2 in the channel.That is, at low field conditions in
the linear region of operation the small-signal on the drain does not
modulate the charge states of defects in the substrate.The increase
in gds as Vds increases is due to the increased penetration of the
electrons into the substrate on the drain side of the gate.This
allows for increased modulation of the channel due to the increased
number of traps which can follow the signal.62
4.3Analysis
The agreement of the above discussion with the experimental data
reinforces the conclusion that emission of electrons from EL2 is the
rate limiting process.Therefore only the emission part of Ids(t)
need be examined in deriving the frequency dependent gds.
Furthermore, from the drain current transient data, a single time
constant is a satisfactory approximation for analytical purposes.
This should allow the use of Eqn. (3.22) to calculate an analytical
expression for gds.Rewriting Eqn. (3.22) in a more appropriate form
gives,
ic3
Ids( t )= (1 + AVds)tanh(aVds)
V
Pot
x [Wt (V9 + VpoL)2 AWe-ttre(3Vpoh 1.2 + 2VtVp,,,h,1 V92) ]
where,
AZqNd
K3 =
4Lg
The output conductance is defined by,
ales
gds
avos VGS = const.
Taking the derivative of (4.1) gives,
(4.1)
(4.2)
(4.3)
K3
gds(t) = [Atanh(aVds) + (1 + AVds)asech2(aVas)]
VPot
x [WL(Vg + VpoL)2 -Awe-tpre(3vpohi2+ 2VtVpoilL V92)]. (4.4)
Since gds is a small-signal parameter, the time dependence is not
particularly useful.However, the frequency dependence can be
obtained by taking the Laplace transform of gds(t) in Eqn. (4.4).gds(S)
X3
[Atanh(aVdS) + (1 + AVds)asech2(aVds)]
V
Poi
X ( + Vp01)2
(WI AW
WT. + s SW) T. + s
which can be simplified to
+(Wh/WL)Tes} 1
gds(s) = gds(0)
1 + TeS S
The term in brackets is the small-signal response, 1/s is the forcing
function, and gds(0) is the low frequency value of gds(s) given by,
2AW(Vp012 Vg2)
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(4.5)
(4.6)
X3
gds(0) = (3V92 2VgVpo1 Vp012)W1
Vpot
x [Atanh(aVds) + (1 + AVds)asech2 (aVds)].
Finally, the small-signal response can be written as;
1 + [gds
gds(s) = gds(0)
(m)/gds(0)1Tes
(4.7)
(4.8)
1 + TeS
where gds(m) is identical to gds(0) in Eqn. (4.7) with WI replaced by
Wh.This form of gds is particularly useful for modeling because it
is expressed in terms of the measurable quantities, gds(m) and gds(0),
and the time constant of EL2 which is well established.This
equation is identical to a semi-empirical equation derived earlier
[5].However, here gds(s) is derived from the Curtice model and is
dependent on the common set of modeling parameters B, A, a, and VP0.
Implementation of a physically based model which accounts for the
frequency dependence should therefore be much simpler.The
robustness is illustrated in Fig. 4.4 which shows Eqn. (4.8) for gds
data at three different temperatures.20
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Figure 4.4 Comparison of the frequency dependence of the output
conductance model and measured data for three different temperatures.
4.4Measurement of Buried-Channel and P-Well MESFETs
Based on the improvements in transient response observed by use
of the p-well MESFET, similar improvements in gds are expected.This
is confirmed in Fig. 4.5 which show gds as a function of frequency for
different Vgs.The two samples with the lower p-type doping behind
the channel continue to show considerable variation with frequency.
The two samples with the higher p-type well doping show that control
of the channel-substrate junction is very effective in eliminating
the frequency dependence of gds at frequencies below 100 kHz.2G
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Figure 4.5 Measured frequency dependence of gds for the p-well
MESFET at three differentVAS.Vps = 2.0 V.The peak p-type doping
behind the channel is a) 2.0 x 1016 cm-3, b) 4.0 x 1016 cm- 5,c) 8.0 x
1016 cm-3, and d) 16.0 x 1016 cm-3.E
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Figure 4.6 Measured frequency dependence of gds for the buried
channel MESFET at three different VAS.V= 2.0 V.The peak p-type
doping behind the channel is a) 2.0 x 1016 cm-3, b) 4.0 x 1016 cm-3, c)
8.0 x 1016 cm-3, and d) 16.0 x 1016 cm-3.67
The-buried channel samples on the other hand became much worse
as the doping in the p-type layer is increased as shown in Fig. 4.6.
For the two samples with the highest p-type doping the buried p-layer
simply improves the efficiency of the capacitive coupling between the
drain and the channel.
4.5Summary
The successful extension of the analysis of the drain current
transients in chapter 3 to the frequency dependence of gds is
convincing evidence that the two phenomena are linked.Basing the
analysis on modulation of the drain current by varying the charge
states of the deep levels in the substrate further substantiates the
claim that the floating channel-substrate junction is responsible for
this anomalous behavior.Finally, elimination of the frequency
dependence at low frequencies by controlling the channel-substrate
junction offers the opportunity to develop a technology which is
minimally impacted by this anomalous behavior.68
5.SIDEGATING
Chapters 3 and 4 explored many of the adverse consequences of an
uncontrolled channel-substrate junction in GaAs MESFET technology
which arise due to changes in the drain voltage.This floating
junction can also be influenced by a voltage applied to a nearby
electrode such as the drain or source of a nearby transistor, this
effect is referred to as sidegating or backgating.The basic
characteristics of sidegating in conventional technology are reviewed
in this chapter.A substantial decrease in the anomalous behavior of
gds and Ids were demonstrated in chapters 3 and 4 using the p-well
MESFET. In this chapter, the influence of p-type implants on the
sidegating behavior will be examined.Just as in the case of the
transient and gds behavior, p-type implants have a strong influence on
the sidegating behavior.The p-well MESFET is shown to offer the
greatest immunity to sidegating.
5.1Sidegating in Conventional Technology
Sidegating is the result of a loss of isolation between two
devices, which causes the behavior of one device to be modified by
changes in the operating conditions of the other.In GaAs ICs,
sidegating can occur in MESFETs, implanted resistors, current
limiters and Schottky diodes.The electrode or device responsible
for causing the loss of isolation and subsequent sidegating can be
any one of the four devices listed above plus metal interconnect
which lies on semi-insulating GaAs.Sidegating due to interconnect
metal on semi-insulating GaAs can be eliminated by requiring all69
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Figure 5.1 Measured sidegating results for the conventional
MESFET structure of Fig. 2.10 at room temperature and without
illumination.The drain current is shown in the upper trace and
sidegate current is shown in the lower trace.Vin = 2.5 V and
Ids(VGS=°) =3.0 mA.
interconnect metal to lie on a passivating layer such as silicon
nitride or silicon dioxide.Since current limiters, implanted
resistors, and Schottky diodes will all be susceptible to the same
sidegating mechanisms as MESFETs, only MESFETs will be examined in
this chapter.
Typical sidegating results are shown for the conventional MESFET
technology in Fig. 5.1.A MESFET with a 50 gm gate width is first
biased to three milliamps of drain current, followed by the
application of a large negative sidegate voltage which is swept very70
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Figure 5.2 Measured drain current sidegating results with and
without illumination for the conventional MESFET of Fig. 5.1.
slowly to zero volts.The drain current is shown as a percentage of
Ids at a sidegate voltage of 0.0 V on the vertical axis on the left.
The sidegate current is shown on the vertical axis on the right.The
sidegate voltage which coincides with an abrupt decrease in the drain
current and an abrupt increase in the sidegate current is referred to
as the trap-fill-limit voltage (Vtfl) [48].The Vtft corresponds to an
applied voltage which results in a rate of injection of carriers into
the substrate which exceeds the rate of emission of these carriers
from the traps in a path between two electrodes.In this case the71
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Figure 5.3 Measured threshold voltage shift of a conventional
MESFET for VsG = 0.0 V and VsG = 5.0 V.Vps = 2.5 V.
two electrodes are represented by the sidegate n* electrode and the
channel-substrate junction.The result is an unpinning of the
Fermi-level and an increase in the conductivity of the material.
The sidegating effect is further aggravated by illumination
which acts to lower the substrate resistivity by generating free
carriers.Fig. 5.2 shows measured sidegating results with and
without illumination.With illumination, the loss of isolation
causes the drain current of the given device to decrease with
virtually zero volts applied to the sidegate electrode.In effect72
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Figure 5.4 Measured sidegating results of a conventional MESFET
and an n+ sidegate electrode surrounded by a p-type implant for
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then, the substrate now provides an effective electrical contact
between the back of the channel and the offending sidegate electrode.
In digital circuit applications, the shift in the threshold
voltage due to a sidegate electrode is important [18].Fig. 5.3
shows the square root of drain current versus Vgs for two different
sidegate voltages.The threshold voltage shifts 350 mV for a
sidegate voltage of 5.0 V.Not only does this result in the shifting
of the turn on voltage of a digital gate, but it can cause a dramaticID IBG ID
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Figure 5.5 Measured sidegating results of a buried channel MESFET
and an n+ sidegate electrode surrounded by a p-type implant for
VDS2.5 V and Ids(VsG=0 V) = 3.0 mA.The equivalent peak p-type
doping levels were a) 2.0 x 1016 cm-3, b) 4.0 x 1016 cm-3,
c) 8.0 x 1016 cm-3, and 16.0 x 1016 cm-3.
decrease in the speed of a digital circuit due to decreased current
drive capability.
5.2Measurements of Sidegate Structures with Floating P-Type
Implants
In order evaluate the relative performance of p-type implants
and to optimize their usefulness, sidegate structures with different
combinations of implants were tested.Results of samples with p-type
implants around the sidegate electrode and no p-type implants around
the MESFET are shown in Fig. 5.4.The drain current in the sampleID
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Figure 5.6 Measured sidegating results of a buried channel MESFET
and an n+ sidegate electrode for lips = 2.5 V and Ids(VsG=0 V) = 3.0 mA.
The equivalent peak p-type doping levels were a) 2.0 x 101cm-3, b)
4.0 x 1016 cm-3, c) 8.0x 1016 cm- 3, and 16.0 x 1016 cm-3.
with the lightest doping around the sidegate electrode showed
virtually no sidegating immunity.The three samples with the higher
p-type doping showed no signs of sidegating for sidegate voltages as
high as -10 volts, although the sidegate current steadily increased
as the p-type doping increased.Similar results have been reported
for sidegate electrodes co-implanted with p-type dopants [23].The
addition of the p-implants can act to increase the concentration of
ionized deep levels, and consequently the concentration of traps
which act to increase Vtft.100.0
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Figure 5.7 Measured sidegating results of a conventional MESFET
and an n* sidegate electrode in a p-well for Vin = 2.5 V and IdS(VsG =O
V) = 3.0 mA.The equivalent peak p-type doping levels were a) 2.0 x
1016 cm-3, b) 4.0 x 1016 cm-3, c) 8.0 x 1016 cm-3, and 16.0 x 1016 crif3.
The sidegating results for an n+ sidegate electrode and a
buried-channel MESFET are shown in Fig. 5.5.The sidegating
threshold steadily decreases for this sidegate structure as the
doping in the buried p-type layer behind the channel increases.The
sharpness of the decrease in Ids also increases with the p-type doping
level indicating that the p-type layer is forming a much more
effective electrical contact between the sidegate electrode and the
channel of the MESFET.76
ID IBG
(%) (A
E+00 \
4.744-
/div
iE
decade
/div
1E-11
.0001 10.00
VSG 1.000/div
Figure 5.8 Measured forward biased p-i-n diode effects for a p-
well MESFET and an n+ sidegate electrode.
The sidegating results for a fully buried-channel technology are
shown in Fig. 5.6.The sidegate structure consists of combinations
of the previous two examples; a buried channel MESFET and a p-type
implant around the n+ sidegate electrode.The sidegating results
improve steadily as the p-type doping level increases.The sample
with the highest level of p-type doping showed only a two percent
decrease in drain current for a sidegate voltage of -10 V with no
noticeable increase in the sidegate current.ID
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Figure 5.9 Measured sidegating results of a buried channel MESFET
and an 6+ sidegate electrode in a p-well for Vps = 2.5 V and
Ids(Vse0 V) = 3.0 mA.The equivalent peak p-type doping levels were
a) 2.0 x 1016 cm-3, b) 4.0 x 1016 cm-3, c) 8.0 x 1016 cm-3, and
16.0 x 1016 cm-3.
5.3Measurements of Sidegate Structures with Contact to the P-Type
Implants
The buried-channel MESFETs showed the ability to improve as well
as degrade the sidegating of GaAs MESFET technology.However,
similar or greater improvements should be observed for the p-well
MESFETs.The results for a sidegate structure consisting of a
conventional MESFET and an n+ electrode in a p-well are shown in Fig.
5.7.The results are similar to the results shown in Fig. 5.4 above,
with only the sample with the lowest p-type doping showing anyID
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Figure 5.10 Measured sidegating results of a p-well MESFET and an
n+ sidegate electrode in a p-well for Vps = 2.5 V and
Ias(VsG=0 V) = 3.0 mA.The equivalent peak p-type doping levels were
a) 2.0 x1016cm-3, b) 4.0 x1016cm-3, c) 8.0 x1016cm-3, and
16.0 x1016 cm-3.IG
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Figure 5.11 Measure sidegating results for various sidegate
structures with and without illumination.a) Conventional MESFET and
an n+ sidegate electrode surrounded by a p-type implant, b) buried
channel MESFET and an n+ sidegate electrode surrounded by a p-type
implant, c) conventional MESFET and an n+ sidegate electrode in a p-
type well, d) buried channel MESFET and an n+ sidegate electrode in a
p-type well.
sidegating.This technique should be more resistant to sidegating
than the structure of Fig. 5.4 since the zero biased pn junction
insures that no electrons are injected into the substrate to fill the
traps.In the case of the floating pn junction, the junction can
forward bias to supply current to the substrate and fill the traps.
One of the greatest dangers of using p* contacts is the
potential to forward bias p-i-n diodes.This is illustrated by the
results for a p-well MESFET and an n+ sidegate electrode shown in100
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Figure 5.12 Measured sidegating result for the P-well MESFET
technology with and without illumination.
Fig. 5.8.Such a configuration can be disastrous and should be
avoided at all costs.
The sidegating results for a buried-channel MESFET and an n*
electrode in a p-well are shown in Fig. 5.9.These results are very
similar to the results of Fig. 5.6.The sidegate current remains low
for all the samples with higher sidegate thresholds.The sample with
the highest p-type doping decreased by approximately two percent at
VSG = -10 V.
The sidegating results which represent the complete p-well
technology are shown in Fig. 5.10.The sample with the lowest p-type
doping level is not shown since it exhibited the forward biased p-i-n
diode behavior which is the result of the p-type doping being to low81
to from a well defined p-type region around the n+ region.The
sample with a peak p-type doping of 8.0 x 1016 cm-3 showed no
measurable decrease in the drain voltage.Even for a sidegate
voltage of -20 V and a 3 Am sidegate electrode to source gap.The
sample with the highest p-type doping showed what appears to be
punch-through effects.For the implant doses and the implant species
(Be), this is not surprising.Be has a much greater implant side-
straggle than Si, and for high concentrations it can diffuse quite
readily.These conditions may be present for these doping levels
leading to a much narrower effective sidegate-to-source electrode
spacing.
The best results were examined more closely to determine their
resilience to adverse conditions.The effects of illumination were
shown to adversely effect the sidegating results of conventional
MESFET sidegate structures.Fig. 5.11 shows the sidegate results for
the samples of some of the previous test structures under
illumination.Thesamples with the conventional MESFET and sidegate
electrode surrounded by a p-type implant showed the greatest immunity
to sidegating.The sample with the p-well sidegate electrode showed
no change even for a -20 V sidegate bias.However, such a
configuration my not be practical since care would still have to be
taken to insure that the p+ contact did not form a p-i-n diode with a
nearby n+ contact.The two samples with the buried-channel MESFET
essentially shorted out when the light was turned on.The p-layers
behind the channel and the photogenerated carriers allowed the
formation of an efficient backside contact to the channel of the82
MESFET.The effectiveness of the p-well technology under
illumination is illustrated in Fig. 5.12.Even though the sidegate
current increased by two orders of magnitude, the drain current
failed to decrease by any measurable amount.
5.4Summary
The sidegating behavior of a number of sidegate structures has
been examined to determine the optimum combination of implants.The
immunity of the p-well MESFET technology to sidegate voltages of -20
V with no decrease in the drain current even under illumination is
further evidence that control of the channel-substrate interface is
of the utmost importance in GaAs technology.In addition, the hazard
of forward biased p-i-n diodes were illustrated, and degradation of
sidegating in buried-channel MESFET structures was demonstrated.83
6.RF CHARACTERISTICS
The RF performance of p-well MESFETs and a suitable small-signal
equivalent circuit model which accounts for the well capacitance and
well contact resistance are examined in this chapter.The dependence
of the equivalent circuit parameter values, unity current gain (fT),
maximum frequency of oscillation(fmax),and maximum available gain
(MAG) on the p-well doping is examined.When compared to control
samples with no p-type implants, the p-well devices offer comparable
RF performance.
6.1Equivalent Circuit Model
The small-signal equivalent-circuit modeling is an extension of
existing, widely-used models with additional elements added to
account for the constrained p-well.The number of additional
elements was minimized to maintain reasonable accuracy, simplicity,
and direct correspondence between the model and the physical device.
This correspondence is illustrated in the cross-sectional view of the
p-well MESFET shown in Fig. 6.1.In this cross-sectional view, the
depletion regions between the n +- drain -to -p -well and n-channel-to-p-
well is shown conceptually along with the associated equivalent
circuit elements.
The greatest reduction in the drain current transients,
frequency dispersion in gds, and sidegating are realized when the p-
well is doped sufficiently high so that the p-region under the
channel is never completely depleted.This corresponds to a
conductive p-type region constrained to the source potential via the84
PWell
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Figure 6.1. Cross-sectional view of a p-well MESFET conceptually
illustrating the depletion regions associated with the pn junctions
and the conductive path to the source of the p-type region under the
channel.
p' contact and which is modeled with the resistor R.The
capacitances between the p-well and n"-drain and n-type channel
regions are conveniently lumped into a single capacitor Cp.For the
complete equivalent circuit model (Fig. 6.2), it is shown that C, and
Rp in series form a branch in parallel with the Rd, and Cd, branches
between the drain and source [4].It is interesting to note that an
RC branch is also commonly used to empirically model the low-
frequency gd, frequency dependence.The main difference here is that
the RC branch in Fig. 6.2 is also in parallel with Rsc and Rdc, the
parasitic source- and drain-channel resistances.Another difference85
Figure 6.2. Small-signal equivalent-circuit model used for the p-
well GaAs MESFET.
is that Rp and C, are process dependent because their values are
controlled by implant doses.In this equivalent circuit model, Rp is
determined by the implant dose and energy while C, is a junction
capacitance which is easily calculated.By contrast, in modeling the
frequency dependence of gds with an RC branch for a conventional
MESFET, the values of R and C depend on the details of the defect
compensation in the substrate material.This dependence on substrate
defects makes it difficult to predict the circuit element values
initially, and to account for process variations in their values.
6.2S-Parameters
This expression for the output impedance of the p-well MESFET is
obtained from the equivalent circuit of Fig. 6.2.SinceRdsand Rp20
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Figure 6.3. S21 responses for the p-well MESFETs with different n-
channel and p-well doping levels.The sweeps are for bias voltages
of Vps = 3.0 V and VGs = 0.0 V.
are much greater than Rs and Rd the output impedance can be
approximated as the series RC branch in parallel with Rds.This
introduces a pole-zero pair in the frequency response of the output
impedance of the p-well MESFET given by,
1 + sR CP P
Zds S= Rds (6.1)
1 + sCp(Rds + Rp)
At low frequencies, the magnitude of Zds =Rds and starts to decrease
at the pole frequency (1/27(Cp(Rds + Rp)).Zds begins to level off at
the zero frequency, (1/2ffRpCp) and is just the parallel combination of87
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Figure 6.4. S22 responses for the p-well MESFET's with different
p-well doping levels.The sweeps are for bias voltages of %fps = 3.0 V
and VGs = 0.0 V.
Rd, and Rp at high frequencies. In some cases the effect of this
doublet can be observed in the S21 frequency response of the MESFET as
shown in Fig. 6.3.For the MESFETs with a peak p-well doping of 8.0
and 16.0 x 1016 cm-3, the zero is clearly observable while the pole is
at a lower frequency than could be measured accurately with the
network analyzer.The effects of Rp and C, are also evident when S22
is plotted on a Smith chart in Fig. 6.4.As in Fig. 6.3, there is
little effect for peak p-well dopings less than 8.0 x1016 cm-3.For
peak p-well dopings of 8.0 and 16.0 x 1016 cm-3 however, there is a
considerable shift in S22 consistent with a decrease in the output88
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Figure 6.5. Cgsand Cgd asa function of p-well doping levels for
bias voltages of Vos = 3.0 V and VGs = 0.0 V.
impedance due to the parallel combination of Rds and Rp at high
frequencies.
The magnitudes of Rp and Cp depend primarily on the p-well
doping.C, is also strongly dependent on the voltage applied to the
drain while the applied voltages have only a minor effect on Rp.The
p-well doping may also effect the relative magnitudes of some of the
other parameter values.An evaluation of the equivalent circuit
parameter values provides the information necessary for optimization
of the p-well technology so that both satisfactory high frequency
performance is achieved while maintaining the aforementioned benefits
of junction isolation.89
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6.3 Small-Signal Parameters
High frequency operation is most often characterized by fT, the
frequency of unity-short circuit current gain.In general, fT can be
expressed in terms of the small-signal parameter values as,
gm
fT (6.2)
27b.f(Cgs2 + 2CgsCgd)
where, Cgs is the gate-source capacitance, C9d is the gate-drain
feedback capacitance and gm is the small-signal transconductance.Cgs
and C9d are shown as a function of peak p-well doping in Fig. 6.5.
Because the pn junction capacitances are between the undepleted p-
well and the n-channel and n' drain, no significant increase in Cgs or
C9d is observed with doping.Cgs does increase slightly as the well500
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Figure 6.7. Small-signal Rds values versus p-well doping levels at
several different VGs bias voltages.Vps = 3.0 V.
doping increases. However, this is due to the combined effects of
slightly different channel profiles and different amounts of gate
recess used to maintain equal Vp's for the different wafers.
In Fig. 6.6, the RF gm is shown for different gate voltages as a
function of p-well doping.It is interesting to note that as the p-
well doping increases, gm actually increases slightly.This
increased gm effect is beneficial to fT by acting to partially counter
the effects of the increasing Cgs.Another parameter used for
characterizing high frequency operation is fmaxfmax is the frequency
at which the maximum available gain becomes one and therefore, should
have similar dependence on the equivalent-circuit element values.A
commonly used expression for MAG is given as [49];91
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(fr)2
1
MAG(f)- (6.3)
f (4/Zds+47rfTCgd)(Rg+Ri+R.+27rfTL.)+4fffTCgdRg
where Zds is the expression given in (6.1) and replaces Rd, in the
usually expression.For low p-well doping levels, Rds gradually
increases as the p-well doping increases (Fig. 6.7) which is
consistent with the tighter confinement of the channel carriers
provided by the p-well.The apparent decrease in Rds at a well doping
of 16.0 x 1016 cm-3 is apparently a limitation of the accuracy of the
data.At this well doping, the pole is at such a low frequency that105
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Figure 6.9 Small-signal Rp values versus p-well doping levels for
bias voltages of Vps = 3.0 V and VGs = 0.0 V.
it cannot be resolved using the network analyzer, and consequently
the value of Rds cannot be accurately determined.
The variation of the elements R
Pand Cp with well doping are
shown in Figs. 6.8 and 6.9. In Fig. 6.8, Cp is shown for different Vps
bias values.The voltage dependence of the junction capacitance is
visible in the samples with the higher well dopings.In particular,
the sample with 8.0 x 1016 cm-3 well doping shows a strong voltage
dependence.For this sample, the depletion region has most likely
reached through the p-well into the undoped substrate.As expected,
R
Pin Fig. 6.9 decreases as the well doping increases.The values
for Rp and Cp at the lower dopings should be taken as good93
Table 6.1Equivalent-circuit small-signal element values
for the different p-well doping levels.The values are for
MESFETs with lgm gate lengths and 300 gm gate widths and
bias voltages of kips = 3.0 V and VGs = 0.0 V.
EQUIV.
CKT.
PRAM.
PEAK P-WELL DOPING LEVEL ( X 1016 cm-3)
0.0 2.0 4.0 8.0 16.0
gm (mS) 57.56 59.45 60.56 63.01 65.93
Tt (pS) 1.64 1.89 1.94 1.62 0.84
Cgs (fF) 772.12 797.45 818.91 871.30887.28
Cgd (fF) 84.65 81.06 74.84 80.03 76.31
Cds (fF) 83.75 86.25 89.65 99.65 132.29
Cp (fF) 85.66319.71 377.72 512.302356.42
Rd, (0) 280.76298.64301.72 190.45 109.92
Rp (0) 11.0 2.66 2.15 0.52 0.22
Rip (Q) 2.55 2.22 1.72 1.52 0.80
Rgs (0) 101 101 100 100 104
Rsc (Q) 1.16 2.36 2.67 2.94 4.00
Rdc (Q) 0.75 0.63 0.01 1.13 5.19
Rs (Q) 0.01 0.02 0.02 0.03 0.02
Rd (Q) 0.01 0.00 0.05 0.13 0.25
Rg (Q) 0.01 0.01 0.01 0.11 0.01
Ls (pH) 1.25 1.03 0.94 0.96 0.71
Ld (pH) 1.10 1.09 0.97 1.03 0.92
Lg (pH) 26.25 16.06 14.23 18.78 14.8594
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Figure 6.10. 1H211 versus frequency for a conventional MESFET with
bias voltages of lips = 3.0 V and VGs = 0.0 V.
approximations which result in a satisfactory fit between the modeled
and measured S-parameters.However, the trends do indicate the degree
of control over these element values available with this technology.As
indicated by the equation for MAG, other small-signal parameters are
also important for high frequency performance.These small-signal
parameter values are summarized in Table 6.1 for the five wafers tested.
6.4 fT, fm, and MAG
The definition of fT given above is just the parameter values which
result in 1H211 = 1 for the equivalent circuit model of the14
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Figure 6.11. Small-signal fT values versus p-well doping levels for
bias voltages of lips = 3.0 V and VGs = 0.0 V.
MESFET.However, H21 can be calculated directly from the S-parameters
and fT determined for the frequency at which H21 = 1 as shown in
Fig. 6.10. The slope of the line which has been drawn through H21 is
fixed at 6 dB/octave and fT is determined from frequency at which the
magnitude of H21 = 1.The dependence of fT on the well doping is
shown in Fig. 6.11.As expected, based on variations in the small-
signal parameter values, variation in fT is small. In fact, fT
decreases less than 10 percent for the most heavily doped p-well
sample as compared to the control sample.
The maximum available gain of the MESFET was also calculated
from the S-parameters at 10 GHz and is shown in Fig. 6.12 for25
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Figure 6.12. Maximum Available Gain (MAG) values versus p-well doping
levels for bias voltages of %fps = 3.0 V and VGS = 0.0 V.
different peak p-well dopings.A much stronger dependence on the well
doping is apparent for MAG than for fr. This is expected based on the
strong dependence of MAG on the output characteristics of the MESFET.
However, the only sample with a marked decrease in the MAG is the sample
with the highest p-type doping behind the channel as shown in Fig. 6.11.
The sample with a well doping of 8.0 x 1016 cm-3 shows only a small
decrease in MAG.
fmaxis the frequency at which MAG becomes one.fr. is obtained by
extrapolating MAG to the frequency at which MAG = 1.Since finx is
extracted from MAG it is expected to exhibit much the same dependence on
the p-well doping as MAG.This is confirmed in Fig. 6.13 which40
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Figure 6.13. Small-signal fr. values versus p-well doping levels for
bias voltages of lips = 3.0 V and VGs = 0.0 V.
shows that the samples with the more heavily doped p-well are adversely
affected.
6.5Summary
The RF characteristics of a p-well GaAs MESFET technology have been
presented and are shown to be comparable to conventional MESFETs.In
spite of the heavily doped p-type region behind the channel and the
large increase in capacitances on the drain, there is only minimal
degradation in the performance of the devices.Furthermore since the
additional pole and zero in the frequency response of the output
characteristics are the result of an implanted pn junction capacitance98
and a p-region conductance, the positions of the pole and zero can be
set by appropriate modification of the implant parameters.99
7.LIMITATIONS AND TRADEOFFS
The results presented thus far offer compelling evidence that
the p-well MESFET technology is superior to the conventional MESFET
technology in many resects.However, as with many technological
advances there are tradeoffs which must be considered.In this
chapter some of the tradeoffs mentioned in the previous chapters are
reviewed and some limitations which have not yet been examined are
discussed.
7.1Introduction
Perhaps the most obvious concern which comes to mind is the
potential for additional capacitance due to the undepleted p-type
well.As was shown in chapter 6 the well doping can be adjusted to
minimize parasitic capacitances while maintaining electrical control
of the channel-substrate junction.Further reductions can be
achieved by modifying the drain and source n+ implants.By lowering
the implant energy, thereby decreasing the implant range and tail, it
should be possible to maintain electrical contact with the channel-
substrate junction for lower peak p-type implant levels than was
possible with the devices fabricated in this work.
Another draw back examined in chapter 5 concerns the need to
avoid independently biased p-type and n-type regions with semi-
insulating GaAs in between.Forward biasing of the resulting p-i-n
diode yields unacceptably large leakage currents.
In addition to these concerns, there are other potential
problems which deserve scrutiny.The effects examined in thisa)
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Figure 7.2Subthreshold characteristics for the p-well MESFET with
the p-well extending outside the channel under the gate.The upper
curve is lips = 5.0 V and the step size is 2.0 V.
chapter are illustrated with DC data, and include drain I-V as well
as gate I-V and transconductance data.
7.2Drain Characteristics
Perhaps the most obvious concern with the p-well technology
examined in this study is the need to insure that the drain and
source do not become interchanged.If the source electrode becomes
more positive than the drain then the drain-p-well pn junction will
forward bias.This is illustrated in Fig. 7.1 where, Fig. 7.1 a)
shows the normal drain I-V curves and Fig. 7.1 b) shows the result of
switching the drain and source.For larger drain voltages the
forward biased pn junction current dominates the channel current.102
For operation in the linear regime and small drain bias in saturation
this isn't a significant problem since the parasitic pn diode current
is negligible compared to the channel current.
Another important consideration is the subthreshold current, or
the channel current when the MESFET is turned off.The subthreshold
current for one of the p-well MESFET configurations is shown in Fig.
7.2.This device is completely enclosed in a p-type tub and shows
good subthreshold characteristics with several orders of magnitude of
exponential decay of the drain current before the gate-drain leakage
current begins to dominate.However, as pointed out in section
2.2.2, the MESFET gate extends beyond the n-channel over the
surrounding GaAs.For the results of Fig. 7.2, there is gate metal
in contact with both n- and p-type GaAs.Therefore, when the gate
voltage reverse biases the Schottky to n-channel region it is forward
biasing the p-type region.This can result in large gate leakage
currents which are discussed in the following section.One possible
solution is to pull the p-type implant inside the n-type channel
implant as shown in Fig. 2.5.The subthreshold characteristics are
summarized in Fig. 7.3 for p-type implants coincident with the n-
channel and pulled in one micron.In addition, the RF MESFETs which
had the p-type implants pulled in 1/2 micron and are also shown.As
the p-well is pulled inside the n-channel along the edges, the
subthreshold characteristics steadily degrade.This degradation is
simply related to the lack of any p-type implants along the outer
edges of the channel, resulting in portions of the channel with a
more negative pinch-off voltage than the central portion.a)
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Figure 7.3Subthreshold characteristics for the p-well MESFET with
the p-well a) coincident with, b) pulled in 1/2 micron from, and c)
pulled in one micron from the edge of the channel under the gate.
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Figure 7.4Gate I-V characteristics for the p-well MESFET with the
p-well a) pulled out one micron from, b) coincident with, and c)
pulled in one micron from the edge of the channel under the gate.
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CJ
GM
CMS)
15.00
E*00
1.500
/d1v
0000
-2. 450
GM
CMS)
15.00
E+00
1.500
/d1v
0000
VGS
.
.3500/d1v
0
C V)
7000
-2.450
GM
CMS)
15.00
E+00
1.500
/d1v
0000
VGS
0 .
.3500/d1vC V)
7000
-2.450
VGS
0
.3500/d1v
. 7000
V)
105
Figure 7.5Transconductance for the p-well MESFET with the p-well
a) pulled out one micron from, b) coincident with, and c) pulled in
one micron from the edge of the channel under the gate.Vos = 2.5 V.106
7.3Gate Characteristics
As mentioned in the previous section, gate metal lying on the
p-type GaAs can result in high leakage currents (Fig. 7.4).For the
MESFET with the p-type region extending outside the n-channel the
reverse gate leakage is very high.It should be pointed out that
this is gate-source current via the p-well contact at the source and
not gate-drain current which is very small as illustrated by the good
subthreshold characteristics of Fig. 7.2.As the p-type material is
pulled inside of the n-channel, the reverse leakage improves
considerably.
One other gate characteristic of importance is the
transconductance which is shown in Fig. 7.5 for the three different
p-well MESFET structures.The sample with the p-well extending
outside the n-channel has a 'bump' in its shape near VGs=0.0 V.This
is the result of the forward biased gate to p-type material providing
a small amount of channel modulation through the pn channel-p-well
junction.When the gate-channel Schottky barrier is reversed biased
the gate-p-well Schottky barrier is forward biased.This allows the
gate to reverse bias the channel from below the channel.While most
of this action is shunted by the p-well contact to the source it does
provide some parasitic gating of the p-well MESFET.As the p-well
implant is pulled inside the channel the effect disappears.
7.4Summary
In addition to the tradeoffs illustrated in chapter 6 there are
several others that must be considered in the p-well MESFET
technology.These are primarily associated with the need to prevent107
the gate Schottky metal from contacting the well.Pulling the p-well
inside the channel along the edges as illustrated in Fig. 2.5 helps
to reduce high gate leakage currents and parasitic gating of the
channel by the p-well.However, it leaves a portion of the channel
with a more negative pinch-off voltage which leads to poor
subthreshold characteristics.108
8. CONCLUSIONS
Various anomalous effects in conventional GaAs MESFETs have been
shown to arise from the floating channel-substrate junction.Failure
to confine the potential of this junction allows variations in the
charge state of defects in the substrate to modulate the behavior of
the MESFET.This has been shown to lead to drain current transients
with long time constants, frequency-dependent output conductance, and
sidegating in GaAs MESFETs.Understanding the mechanisms responsible
for these anomalous effects has motivated the development of a p-well
MESFET technology which electrically confines the channel-substrate
junction potential to the source potential.The p-well MESFET
eliminates the drain current transients with long time constants and
offers promise of a technology that is better suited for the design
of precision analog and digital circuits in GaAs.Significant
reduction in the settling time of amplifiers and switches, reduction
in hysteresis in differential circuits and comparators, and reduction
in frequency- and pattern-dependent propagation delay times are just
some of the potential benefits possible with these improveddevice
characteristics.That the p-well technology also demonstrated
immunity to sidegate voltages in excess of -20 V with no decrease in
the drain current even under illumination, is further evidence that
control of the channel-substrate interface is of the utmost
importance in GaAs technology.
In spite of the heavily doped p-type region behind the channel
and the large increase in capacitances on the drain, there is only
minimal degradation in the RF performance of the devices.109
Furthermore, since the additional pole and zero in the frequency
response of the output characteristics are the result of animplanted
pn junction capacitance and a p region conductance, the positionsof
the pole and zero can be set by appropriate modification to the
implant parameters.
The results presented in this thesis open up broad avenues of
potential research opportunities.One of the more obvious would be
the implementation of analog and digital building blocks to begin
quantifying improvements in circuit performance.The presence of
independent p-type implants and p-ohmics should allow for the
development of a technology with a complementary devices as well.
Complementary devices may be particularly useful in level shifting
applications, replacing large stacks of diodes.In the general area
of technology development, there are some potential advantages to be
gained from an epitaxial based equivalent to the p-well MESFET.As
demonstrated in chapter 7, care must be taken to avoid contacting the
p-well with the gate metal.While this reduces the gate leakage
currents and parasitic gating of the channel by the p-well, this
results in poor pinch-off and subthreshold characteristics due to the
channel n-type implant not being coimplanted with p-type material at
the edges of the channel.
The mask set used for this study is ideal for the investigation
of many device phenomena which might be impacted by the material.
Stress-induced piezoelectric charges, 1/f noise, gate transients,
frequency-dependent transconductance, and low frequency oscillations110
are all properties which could potentially be impacted by the
presence of p-type implants and bare further scrutiny.
Extension of the device modeling outlined in chapters 3 and 4
could lead to a combined large-signal, small-signal, and DC model
capable of modeling frequency- and pattern-dependent delay times,
provided the transient overshoot term can be better quantified.111
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